

Europäisches Patentamt

European Patent Office

Office européen des brevets



11 Publication number:

0 634 837 A2

(12)

EUROPEAN PATENT APPLICATION

(2) Application number: 94110885.4

(51) Int. Cl.6: **H03K** 3/03

22 Date of filing: 13.07.94

Priority: 15.07.93 JP 175323/93

43 Date of publication of application: 18.01.95 Bulletin 95/03

Designated Contracting States:
DE FR GB

Applicant: MITSUBISHI DENKI KABUSHIKI KAISHA
2-2-3, Marunouchi
Chiyoda-ku
Tokyo (JP)

Inventor: Ohno, Hisashi, c/o Mitsubishi Denki K. K. Kitaitami Seisakusho, 1 Mizuhara 4-chome Itami-shi, Hyogo 664 (JP)

Representative: Grams, Klaus Dieter, Dipl.-Ing.
Patentanwaltsbüro
Tiedtke-Bühling-Kinne & Partner
Bavariaring 4
D-80336 München (DE)

(S4) Oscillation circuit, microcomputers and IC cards using the same.

An oscillation circuit comprises a plurality of inversion circuits, and a plurality of delay circuits, wherein at least one of the inversion circuits is constituted by a plurality of inverters connected in series to one another, and wherein driving capability of a first stage inverter of the plural inverters which

is inserted immediately after the delay circuit provided at the input side of the oscillation circuit is made lower than that of a final stage inverter inserted immediately before the delay circuit provided at the output side of the oscillation circuit.

Fig. 1

P 0 634 837 A2

15

20

30

35

45

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention generally relates to an oscillation circuit which is used in microcomputers, IC cards and the like. More particularly, the invention is concerned with an oscillation circuit which can operate stably over an extended range of operating voltages. With the term "microcomputer", it is contemplated to mean small computer system and cover small business or office computers and personal computers. Further, the "IC card" covers those typified by chip card, intelligent card, smart card and the like.

1

Description of the Related Art

Heretofore, the microcomputers and the devices mentioned above have been so designed as to operate with a single operating voltage usually standardized to 5 volts. In that case, it is sufficient for the oscillation circuit incorporated in the microcomputers to operate with a single operating voltage. In recent years, however, there arises increasingly a demand for battery-driven microcomputers such as notebook-size personal computers, handytype terminals and the like, which in turn requires oscillation circuits which are capable of operating at various voltages within a wide voltage range. However, broadening of the operating voltage range of the oscillation circuit is accompanied with problems to be solved, which will be explained below in conjunction with a typical one of the conventional oscillation circuits.

Fig. 6 is a diagram showing an oscillation circuit known heretofore which is used in a charge pump for internally generating voltage signals to be supplied to UART (Universal Asynchronous Receiver/Transmitter), EEPROM (Electrically Erasable and Programmable Read-Only Memory) and others incorporated in microcomputers, IC cards and others. Referring to Fig. 6, the oscillation circuit includes a NAND circuit 1 having first and second input terminals, a first inverter 2 having an input terminal to which the output terminal of the HAND circuit 1 is connected and an output terminal connected to one end of a first capacitor 4 via a first resistor 3. The other end of the first capacitor 4 is grounded. A junction (i.e., node of connection) between the first resistor 3 and the first capacitor 4 is connected to an input terminal of a second inverter 5 which has an output terminal connected to one end of a second capacitor 7 via a second resistor 6. The other end of the second capacitor 7 is grounded. A junction between the second resistor 6 and the second capacitor 7 is connected to an output terminal 8 of the oscillation circuit on one

hand and connected to the second input terminal of the NAND circuit 1 or the other hand. The first input terminal of the NAND circuit 1 is connected to an input terminal 9 of the oscillation circuit. Parenthetically, the first inverter 2, the first resistor 3 and the first capacitor 4 constitute one circuit unit 10a, while the another circuit unit 10b is constituted by the second inverter 5, the second resistor 6 and the second capacitor 7. Of course, more than two circuit units of the same configuration as the circuit units 10a and 10b may be connected in cascade, if desired.

As a trigger signal for triggering operation of the oscillation circuit, an enable signal EN is supplied to the first input terminal of the NAND circuit 1 from a CPU (Central Processing Unit) or the like incorporated in the microcomputer or IC card. When the enable signal EN is fixed to a low level (L), the output of the NAND circuit 1 takes on a high level (H). This high-level output of the NAND circuit 1 is transmitted to the output terminal 8 via a series connection of the first inverter 2 and the first resistor 3 as well as the second inverter 5 and the second resistor 6 connected in series. Thus, an output signal OUT of high level (H) makes appearance at the output terminal 8 of the oscillation circuit. This output signal OUT is fed back to the second input terminal of the NAND circuit 1. However, because the enable signal EN applied to the first input terminal of the NAND circuit 1 is fixed at the low level, the output of the NAND circuit 1 remains constantly at the high level.

When the enable signal EN is changed from the low level to the high level, the output of the NAND circuit 1 changes from the high to the low level, which results in change of the output signal OUT at the output terminal 8 to the low level from the high level. At this time, the feedback signal applied to the second input terminal of the NAND circuit 1 becomes low. Consequently, the output of the NAND circuit 1 becomes high with the result that the level of the output signal OUT at the output terminal 8 is also high. Through repetition of the operation described above, there takes place oscillation in the oscillation circuit, wherein the oscillation frequency is determined by a time constant which in turn is determined by the values of the first resistor 3, the second resistor 6, the first capacitor 4 and the second capacitor 7. Fig. 7 shows a waveform of the oscillation signal outputted from the output terminal 8. The curvilinear riseup edges and falling edges of the pulse-like waves are determined in dependence on the time constant mentioned above. In order to allow the periodical signal generated by the oscillation circuit in this way to be utilized as a clock signal, the signal will have to be shaped by a suitable shaper circuit.

The prior art oscillation circuit described above suffers a problem that because each of the circuit units 10a and 10b includes a single inverter (2 or 5), the oscillation frequency characteristics of the oscillation circuit depend on the driving capability of the first inverter 2 or the second inverter 5 to a great extent. With the phrase "driving capability" used herein, it is contemplated to mean a parameter indicating magnitude of a current which can be driven by the inverter. Since the inverter is constituted by an N-channel transistor and a P-channel transistor, the driving capability of the former is determined by that of the latter.

As mentioned previously, in the prior art oscillation circuit, the frequency of oscillation depends on a time constant (a delay factor) which in turn is determined by values of the resistor (3, 6) and the capacitor (4, 7) connected to the inverter (2, 5). Besides, the transistor itself which constitutes the inverter (2, 5) has a resistance component (internal resistance) which bears such relation to the driving capability of the inverter (2, 5) that the internal resistance assumes a smaller value as the driving capability becomes greater and vice versa.

For the reasons mentioned above, if the driving capability of the inverters 2 and 5 is low when a wide range of operating voltage ranging from ca. 2.7 to 5.5 volts is to be ensured for the oscillation circuit, the influence of the internal resistance of the transistors constituting the inverter becomes significant to make dull the waveform of the output signal of the oscillation circuit (i.e., the time taken for the rise-up and falling of the pulse is increased), which results in that the oscillation frequency deviates from a preset value to a lower frequency. On the other hand, when the driving capability of the inverters 2 and 5 are enhanced, the influence to dullness of the waveform (and hence deviation from the preset frequency) can certainly be mitigated. However, in that case, power consumption of the inverters and hence the oscillation circuit increases, giving rise to a prob-

SUMMARY OF THE INVENTION

In the light of the state of the art described above, it is therefore an object of the present invention is to solve the problems of the oscillation circuit known heretofore and provide to this end a novel and improved oscillation circuit which can enjoy an extended or enlarged range of operating voltages with power consumption being suppressed from increasing without incurring change or variation in the output frequency of the oscillation circuit.

Another object of the present invention is to provide a computer system which includes as a part of a clock signal generating means an oscillation circuit of the type mentioned above.

A further object of the invention is to provide an IC card device which includes as a part of a clock signal generating means an oscillation circuit of the type mentioned above.

In view of the above and other objects which will become apparent as description proceeds, there is provided according to a first aspect of the present invention an oscillation circuit which comprises a plurality of inversion circuits, and a plurality of delay circuits, wherein at least one of the inversion circuits is constituted by a plurality of inverters connected in series to one another, and wherein driving capability of a first stage inverter of the plural inverters which is inserted immediately after the delay circuit disposed at the input side of the oscillation circuit is made lower than that of a final stage inverter inserted immediately before the delay circuit disposed at the output side of the oscillation circuit.

With the arrangement of the oscillation circuit described above, the power consumption can effectively be prevented from increasing because magnitude of a through-current can be decreased by lowering the driving capability of the first stage inverter for which the input signal has a waveform dulled. Further, by enhancing the driving capability of the final stage inverter for which the input signal rises up and falls sharply, influence of the internal resistance to the time constant can be suppressed to a minimum, whereby the oscillation frequency can be prevented from variation or fluctuation. Thus, there can be realized an oscillation circuit which can operate stably over a wide range of voltages.

Further, according to a second aspect of the present invention, there is provided an oscillation circuit which comprises a NAND circuit having a first input terminal to which a trigger signal is externally applied, a first inversion circuit for inverting an output signal of the NAND circuit, a first delay circuit for integrating an output signal of the first inversion circuit, at least one second inversion circuit for inverting and amplifying an output signal of the first delay circuit, and at least one second delay circuit for integrating an output signal of the second inversion circuit, wherein an output of the second delay circuit being fed back to be applied to a second input terminal of the NAND circuit, wherein at least one second inversion circuit mentioned above is constituted by a plurality of inverters connected in series to one another, and wherein driving capability of a first stage inverter of the plural inverters which is inserted immediately after the first delay circuit is made lower than that

50

15

20

25

40

45

of a final stage inverter inserted immediately before the second delay circuit.

By virtue of the arrangement of the oscillation circuit mentioned above, there can be achieved advantageous effects similar to those mentioned above in conjunction with oscillation circuit according to the first aspect of the present invention.

In the case of the oscillation circuits of the structures mentioned above, unwanted situation such as non-occurrence of oscillation may be undesirably involved, if a difference in the driving capability between the first stage inverter and the final stage inverter is excessively large. Accordingly, in a preferred mode for carrying out the invention, the second inversion circuit mentioned above may include at least one intermediate stage inverter connected between the first stage inverter and the final stage inverter, wherein driving capability of the intermediate stage inverter is made higher than that of the first stage inverter and lower than that of the final stage inverter. By virtue of provision of the intermediate stage inverter, a more stable operation of the oscillation circuit can be ensured.

In another preferred mode for carrying out the invention, the second inversion circuit previously mentioned may include a plurality of intermediate stage inverters connected in series between the first stage inverter and the final stage inverter, wherein driving capabilities of the plurality of intermediate stage inverters are progressively and sequentially increased, starting from the one connected immediately after the first stage inverter toward the final stage inverter.

By providing a plurality of intermediate stage inverters, even a large difference in the driving capability between the first and final stage inverters can adequately be accommodated, whereby operation of the oscillation circuit can further be stabilized over an extended range of operating voltages.

The above and other objects, features and attendant advantages of the present invention will more easily be understood by reading the following description of the preferred embodiments thereof taken, only by way of example, in conjunction with the drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a circuit diagram showing a configuration of an oscillation circuit according to an embodiment of the present invention;

Fig. 2 is a waveform diagram showing a waveform of an input signal for illustrating operation of the oscillation circuit shown in Fig. 1; Fig. 3 is a waveform diagram showing a waveform of an output signal for illustrating operation of the same;

Fig. 4 is a circuit diagram showing a typical structure of an inverter employed in the oscillation circuit;

Fig. 5 is a pattern diagram for illustrating a physical structure of the inverter shown in Fig. 4;

Fig. 6 is a diagram showing an oscillation circuit known heretofore; and

Fig. 7 is a waveform diagram showing an oscillation signal outputted from an output terminal for illustrating operation of the conventional oscillation circuit shown in Fig. 1.

DESCRIPTION OF THE PREFERRED EMBODI-MENTS

Now, the present invention will be described in detail in conjunction with preferred or exemplary embodiments thereof by reference to the drawings.

Fig. 1 is a circuit diagram showing a configuration of an oscillation circuit according to an embodiment of the present invention which is adapted to be incorporated in microcomputers, IC cards or the like.

Referring to Fig. 1, a NAND circuit 11 has two input terminals, a first terminal of which is connected to an input terminal 23 of the oscillation circuit. A trigger signal generated by a CPU (Central Processing Unit) incorporated in a microcomputer, an IC card or the like is inputted to the input terminal 23 as an enable signal EN for triggering operation of the oscillation circuit. The NAND circuit 11 has an output terminal connected to an input terminal of a first delay circuit D1 via a first inverter 12 which serves as a first inversion circuit. The output terminal of the first delay circuit D1 is connected to an input terminal of a second inversion circuit IV of which output terminal is connected to an input terminal of a second delay circuit D2.

The first delay circuit D1 includes a first resistor 13 having one end connected to the output terminal of the first inverter 12 and a first capacitor 14 having one end connected to the other end of the first resistor 13. The other end of the capacitor 14 is grounded. A junction (i.e., connecting node or point) between the first resistor 13 and the first capacitor 14 is connected to the input terminal of the second inversion circuit IV.

The second inversion circuit IV includes a second inverter 15 constituting a first stage inverter, a third inverter 16 constituting an intermediate stage inverter and a fourth inverter 17 serving as a final stage inverter, wherein the input terminal of the second inverter 15 is connected to the junction between the first resistor 13 and the first capacitor 14.

35

40

On the other hand, the second delay circuit D2 includes a second resistor 18 having one end connected to the output terminal of the fourth inverter 17 and a second capacitor 19 having one end connected to the other end of the second resistor 18. The other end of the capacitor 19 is connected to the ground. A junction between the second resistor 18 and the second capacitor 19 is connected to the output terminal 20 of the oscillation circuit for generating an output signal which can be utilized as a clock signal for a UART (Universal Asyn-Receiver/Transmitter), an EEPROM chronous (Electrically Erasable and Programmable Read-Only Memory) and others incorporated in the microcomputer, IC card or the like. Additionally, the junction between the second resistor 18 and the second capacitor 19 is connected to a second input terminal of the NAND circuit 11 via fifth and sixth inverters 21 and 22 connected in series.

Fig. 2 is a waveform diagram showing a waveform of the enable signal EN supplied to the first inverter 12 from a CPU of a microcomputer, IC card or the like, and Fig. 3 is a waveform diagram showing a waveform of an output signal OUT generated by the second delay circuit D2.

Fig. 4 is a circuit diagram showing a typical structure of the inverter 15, 16 or 17 shown in Fig. 1. As can be seen from the figure, the inverter is realized in the form of a CMOS (Complementary Metal-Oxide Semiconductor) device in which a Ptype transistor 51 and an N-type transistor 52 are connected in a complementary manner. More specifically, the P-type transistor 51 and the N-type transistor 52 have respective bases which are interconnected so as to form an input terminal (IN). The P-type transistor 51 has an emitter connected to a power source 55, while the N-type transistor 52 has a collector connected to the ground potential. The collector of the P-type transistor 51 and the emitter of the N-type transistor 52 are connected together to form an output terminal (OUT).

In operation, when the input signal applied to the bases of the P-type transistor 51 and the Ntype transistor 52 changes from a low level to a high level, the N-type transistor 52 becomes conducting, which is followed by turn-off of the P-type transistor 51 (i.e., switching of the P-type transistor 51 to the non-conducting state). In this conjunction, it should however be noted that both of the transistors 51 and 52 temporarily or transiently assume the conducting state simultaneously during a period in which the input signal changes from the low level to the high level. As a consequence, a through-current (which may also be referred to as the rush current) flows from the power source 52 to the ground 56 (i.e., in the direction indicated by an arrow 57) via the P-type transistor 51 and the Ntype transistor 52. Similarly, upon changing of the input signal from the high level to the low level, the P-type transistor 51 is first turned on and then the N-type transistor 52 is turned off. Consequently, during a period in which the input signal falls from the high level to the low level, both of the P-type transistor 51 and the N-type transistor 52 are temporarily set to the conducting state to allow the through-current to flow from the power source 55 to the ground 56.

Fig. 5 is a diagram for illustrating a physical structure of the inverter shown in Fig. 4. Referring to the figure, the P-type transistor 51 has a field region 31, a gate region 32 and a signal input region 33. Similarly, the N-type transistor 52 has a field region 34 and a gate region 35. Aluminum wires 36, 38 and 39 are connected to the output terminal, the ground and the power source, respectively. Contact regions 37 are provided for making electrical contacts between the aluminum wires 36, 38 and 39 and the fields 31 and 32, respectively.

Now, operation of the oscillation circuit according to the instant embodiment of the invention will be described in detail. The mechanism itself for causing the oscillation to take place is essentially same as that of the conventional oscillation circuit described hereinbefore by reference to Fig. 6. In other words, so long as the enable signal EN applied to the first input terminal of the NAND circuit 11 as the trigger signal is fixed to the low level, the output signal OUT appearing at the output terminal 20 continues to remain at the high level, involving no oscillation. However, when the enable signal EN is changed from the low level to the high level and fixed at the high level, oscillation takes place in the output signal OUT in the manner described hereinbefore in conjunction with the convention oscillation circuit.

The input signal for the second inverter 15 disposed at the input side of the second inversion circuit IV and constituting the so-called first stage inverter is caused to flow through the first delay circuit D1 constituted by the first resistor 13 and the first capacitor 14 before being inputted to the second inverter 15 and thus dulled in the waveform, as illustrated in Fig. 2. Consequently, if the driving capability of the second inverter 15 is enhanced, the period during which both the P-type transistor 51 and the N-type transistor 52 of the second inverter 15 are simultaneously in the conducting state is elongated, as a result of which the temporal period during which the through-current flows from the power source 55 to the ground 51 is extended, thus involving increase in the power consumption. In contrast, the waveform of the signal inputted to the fourth inverter 17 corresponding to the final stage inverter provided at the output side can evade from becoming dull (i.e., this pulse signal has sharp or steep rise-up edge and falling

20

25

40

edge). Accordingly, increase or enhancement of the driving capability of the fourth inverter 17 is not accompanied with any appreciable increase in the duration of the through-current and hence in the power consumption.

As mentioned previously, the driving capability of each of the inverters 15 to 17 is determined by the driving capabilities of the P-type transistor 51 and the N-type transistor 52 which constitute the inverter. In this conjunction, the driving capability $\underline{\beta}$ of each of these transistors is given by the following expression:

$\beta = P \cdot W / L$

where P represents a constant determined by various parameters (temperature, manufacturing process, material, impurity concentration, thickness of gate oxide film, dielectric constant, etc.) in the semiconductor manufacturing processes, L represents a length of the gate of the transistor, and W represents a width of the same. Thus, it can be seen that the driving capability of the transistor is determined in dependence on the ratio between the width W and the length L of the gate, i.e., W/L. More specifically, the driving capability of the inverter constituted by the P-type transistor 51 and the N-type transistor 52 as shown in Fig. 5 increases as the lengths L1 and L2 of the gates of the P-type transistor 51 and the N-type transistor 52, respectively, is dimensioned shorter and/or as the widths W1 and W2 of the N-type transistor 52 and the P-type transistor 51, respectively, is dimensioned greater.

Further, magnitude of the current flowing through the transistors 51 and 52 increases as the input voltage is higher and vice versa. In other words, as the input voltage is higher, the driving capabilities of the transistors 51 and 52 are increased (with the internal resistance being decreased) and vice versa. This means that as the input voltage to the inverter immediately preceding to the second delay circuit D2 is lower, the output frequency rate of the second delay circuit D2 becomes low. Thus, by increasing sufficiently the driving capability of the fourth inverter 17 disposed immediately before the second delay circuit D2, the lowering of the output frequency rate of the second delay circuit D2 can be suppressed to a negligible degree, whereby variation or fluctuation of the oscillation frequency can satisfactorily be suppressed.

For the reasons described before, in the oscillation circuit according to the instant embodiment of the present invention, the driving capability of the second inverter 15 constituting the first stage inverter disposed at the input side of the second inversion circuit IV is reduced because it is suffi-

cient for the second inverter 15 to drive only the third inverter 16, while the driving capability of the fourth inverter 17 constituting the final stage inverter is increased, whereby the influence of the internal resistance which affects the time constant of the oscillation circuit is suppressed to a possible minimum. Thus, deviation of the oscillation frequency from the preset frequency can effectively be avoided even when the overall driving capability of the second inversion circuit IV is set to be low, while the power consumption can profitably be prevented from increasing even when the overall driving capability of the second inversion circuit IV is set to be high. In this manner, there can be ensured highly stable operation of the oscillation circuit over a wide voltage range from ca: 2.7 volts to ca. 5.5 volts while decreasing effectively the power consumption.

When the driving capability of the second inverter 15 constituting the first stage is lowered with that of the fourth inverter 17 of the final stage being increased, difference arises in the driving capability between the second inverter 15 and the fourth inverter 17. If this difference is excessively large, the fourth inverter 17 of the final stage may fail to drive the current satisfactorily, which may eventually lead to no occurrence of oscillation. Such unwanted situation can be evaded by providing the third inverter 16 as the intermediate stage inverter and selecting the driving capability of the third inverter 16 higher than the second inverter 15 and lower than the fourth inverter 17. The number of the intermediate stage inverters may be increased, as occasion requires. In that case, however, the number of the inverter elements (inclusive of the NAND circuit) in the oscillation circuit as a whole should be selected to be an odd number, because, if otherwise, no oscillation can take place.

In the case of the oscillation circuit illustrated in Fig. 1, only one inverter 16 is provided as the intermediate stage inverter of the second inversion circuit IV. In this conjunction, it should be noted that a plurality of intermediate stage inverters which differ from one another in respect to the driving capability may be connected in series between the first stage inverter 15 and the final stage inverter 17. In that case, the driving capabilities of these plural intermediate stage inverters should preferably be so set as to decrease progressively and sequentially from the inverter disposed immediately after the first stage inverter 15 toward the inverter disposed immediately before the final stage inverter 17. Owing to such arrangement, significant difference in the driving capability between the first stage inverter 15 and the final stage inverter 17 can stepwise and smoothly be accommodated or alleviated by the plural intermediate stage inverters.

15

20

25

35

40

45

Many features and advantages of the present invention are apparent form the detailed specification and thus it is intended by the appended claims to cover all such features and advantages of the system which fall within the true spirit and scope of the invention. Further, since numerous modifications and changes will readily occur to those skilled in the art, it is not desired to limit the invention to the exact construction and operation illustrated and described.

By way of example, in the oscillation circuit shown in Fig. 1, the second inversion circuit IV is constituted by a plurality of inverters 15 to 17. It is, however, to be added that the first inversion circuit 12 may equally be constituted by a plurality of inverters. Further, the second inversion circuit IV and the second delay circuit D2 may be provided in pluralities, respectively. Besides, it should be appreciated that the oscillation circuit according to the invention is never limited to any particular utilization but may find a great variety of applications covering not only the existing microcomputers and IC cards but also those which will be developed in the future. Accordingly, the terms "microcomputer", "IC card" or "computer system" used herein should be interpreted in its broadest sense. Thus, it should be understood that all suitable modifications and equivalents may be resorted to, falling within the scope of the invention.

An oscillation circuit comprises a plurality of inversion circuits, and a plurality of delay circuits, wherein at least one of the inversion circuits is constituted by a plurality of inverters connected in series to one another, and wherein driving capability of a first stage inverter of the plural inverters which is inserted immediately after the delay circuit provided at the input side of the oscillation circuit is made lower than that of a final stage inverter inserted immediately before the delay circuit provided at the output side of the oscillation circuit.

Claims

An oscillation circuit, comprising:

a plurality of inversion circuits; and

a plurality of delay circuits,

wherein at least one of said inversion circuits is constituted by a plurality of inverters connected in series to one another, and

wherein driving capability of a first stage inverter of said plural inverters which is inserted immediately after the delay circuit provided at the input side of said oscillation circuit is made lower than that of a final stage inverter inserted immediately before the delay circuit provided at the output side of said oscillation circuit.

2. An oscillation circuit, comprising:

a NAND circuit having a first input terminal to which a trigger signal is externally applied;

a first inversion circuit for inverting an output signal of said NAND circuit;

a first delay circuit for integrating an output signal of said first inversion circuit;

at least one second inversion circuit for inverting and amplifying an output signal of said first delay circuit; and

at least one second delay circuit for integrating an output signal of said second inversion circuit, an output of said second delay circuit being fed back to be applied to a second input terminal of said NAND circuit;

wherein said at least one second inversion circuit is constituted by a plurality of inverters connected in series to one another, and

wherein driving capability of a first stage inverter of said plural inverters which is inserted immediately after said first delay circuit is made lower than that of a final stage inverter inserted immediately before said second delay circuit.

3. An oscillation circuit according to claim 2,

said at least one second inversion circuit including at least one intermediate stage inverter connected between said first stage inverter and said final stage inverter,

wherein driving capability of said intermediate stage inverter is higher than that of said first stage inverter and lower than that of said final stage inverter.

4. An oscillation circuit according to claim 3,

said at least one second inversion circuit including a plurality of intermediate stage inverters connected in series between said first stage inverter and said final stage inverter,

wherein driving capabilities of said plurality of intermediate stage inverters are progressively and sequentially increased, starting from the one connected immediately after said first stage inverter toward said final stage inverter.

 A computer system, comprising clock signal generating means including an oscillation circuit of which operation is triggered by a signal generated internally of said-computer system,

said oscillation circuit comprising:

a plurality of inversion circuits; and

a plurality of delay circuits,

wherein at least one of said inversion circuits is constituted by a plurality of inverters connected in series to one another, and

wherein driving capability of a first stage inverter of said plural inverters which is in-

15

20

25

40

45

50

serted immediately after the delay circuit provided at the input side of said oscillation circuit is made lower than that of a final stage inverter inserted immediately before the delay circuit provided at the output side of said oscillation circuit.

6. A computer system, comprising clock signal generating means including an oscillation circuit of which operation is triggered by a signal generated internally of said computer system,

said oscillation circuit comprising:

a NAND circuit having a first input terminal to which a trigger signal is externally applied;

a first inversion circuit for inverting an output signal of said NAND circuit;

a first delay circuit for integrating an output signal of said first inversion circuit;

at least one second inversion circuit for inverting and amplifying an output signal of said first delay circuit; and

at least one second delay circuit for integrating an output signal of said second inversion circuit, an output of said second delay circuit being fed back to be applied to a second input terminal of said NAND circuit;

wherein said at least one second inversion circuit is constituted by a plurality of inverters connected in series to one another, and

wherein driving capability of a first stage inverter of said plural inverters which is inserted immediately after said first delay circuit is made lower than that of a final stage inverter inserted immediately before said second delay circuit.

 An IC card device, comprising clock signal generating means including an oscillation circuit,

> said oscillation circuit comprising: a plurality of inversion circuits; and a plurality of delay circuits,

connected in series to one another, and

wherein at least one of said inversion circuits is constituted by a plurality of inverters

wherein driving capability of a first stage inverter of said plural inverters which is inserted immediately after the delay circuit provided at the input side of said oscillation circuit is made lower than that of a final stage inverter inserted immediately before the delay circuit provided at the output side of said oscillation circuit.

 An IC card device, comprising clock signal generating means including an oscillation circuit,

said oscillation circuit comprising:

a NAND circuit having a first input terminal to which a trigger signal is externally applied;

a first inversion circuit for inverting an output signal of said NAND circuit;

a first delay circuit for integrating an output signal of said first inversion circuit;

at least one second inversion circuit for inverting and amplifying an output signal of said first delay circuit; and

at least one second delay circuit for integrating an output signal of said second inversion circuit, an output of said second delay circuit being fed back to be applied to a second input terminal of said NAND circuit;

wherein said at least one second inversion circuit is constituted by a plurality of inverters connected in series to one another, and

wherein driving capability of a first stage inverter of said plural inverters which is inserted immediately after said first delay circuit is made lower than that of a final stage inverter inserted immediately before said second delay circuit.

Fig. 1







Fig. 2













Fig. 4

	•	•	, }
	*		



(4

Ç

_

.






Fig. 6

.







Europäisches Patentamt European Patent Office Office européen des brevets



11 Publication number:

0 634 837 A3

(12)

EUROPEAN PATENT APPLICATION

21 Application number: 94110885.4

(51) Int. Cl.6: H03K 3/03

2 Date of filing: 13.07.94

Priority: 15.07.93 JP 175323/93

Date of publication of application:18.01.95 Bulletin 95/03

Designated Contracting States:
 DE FR GB

Date of deferred publication of the search report: 30.08.95 Bulletin 95/35 Applicant: MITSUBISHI DENKI KABUSHIKI KAISHA 2-2-3, Marunouchi Chiyoda-ku Tokyo (JP)

Inventor: Ohno, Hisashi, c/o Mitsubishi Denki K. K.
 Kitaitami Seisakusho,
 Mizuhara 4-chome Itami-shi,
 Hyogo 664 (JP)

Representative: Grams, Klaus Dieter, Dipl.-Ing. Patentanwaltsbüro Tiedtke-Bühling-Kinne & Partner Bavariaring 4 D-80336 München (DE)

Oscillation circuit, microcomputers and IC cards using the same.

and a plurality of delay circuits, wherein at least one of the inversion circuits is constituted by a plurality of inverters connected in series to one another, and wherein driving capability of a first stage inverter of the plural inverters which

is inserted immediately after the delay circuit provided at the input side of the oscillation circuit is made lower than that of a final stage inverter inserted immediately before the delay circuit provided at the output side of the oscillation circuit.

Fig. 1





EUROPEAN SEARCH REPORT

Application Number EP 94 11 0885

	Citation of document with in	Relevant	C ACCIDICATION OF THE	
Category	of relevant par		to claim	CLASSIFICATION OF THE APPLICATION (Int.CL6)
Y	US-A-5 180 995 (I. * column 2, line 62 * figures 1,13 *	HAYASHI ET. AL.) - column 3, line 35 *	1	H03K3/03
Y	OVERALL DELAY FOR C * page 673, column figure 2A *	e 1984, NEW YORK,US ION OF DEVICE AREA AND MOS VLSI DESIGNS' 1, line 4 - line 14; 1, line 26 - column 2,	1	
A	* column 13, line 3	VINAL) - column 8, line 21 * 2 - line 53; figure 7 * 3 - line 62; figure 9 *	1,2,5-8	
A	1986	JAPAN -419) (2257) 15 July MITSUBISHI DENKI K. K.)	1,2,5-8	TECHNICAL FIELDS SEARCHED (Int.Cl.6) H03K H03L
A	US-A-5 164 621 (T. * column 3, line 50 figures 1-4 *	 MIYAMOTO) - column 4, line 65; 	1,2,5-8	
	The present search report has b			
	Place of search	Date of completion of the search		Examiner
	THE HAGUE	6 July 1995	But	ler, N
Y:pau do A:tex O:no	CATEGORY OF CITED DOCUME rticularly relevant if taken alone rticularly relevant if combined with an cument of the same category hnological background no-written disclosure ermediate document	E : earlier patent do after the filing (D : document cited L : document cited	ocument, but pub date in the application for other reasons	lished on, or